

Notice of References Cited	Application/Control No. 09/976,960	Applicant(s)/Patent Under Reexamination MILLER ET AL.	
	Examiner Phallaka Kik	Art Unit 2825	Page 1 of 5

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-2002/0059553	05-2002	Eng, Tommy K.	716/4
	B	US-5,818,729	10-1998	Wang et al.	716/9
	C	US-5,682,321	10-1997	Ding et al.	716/8
	D	US-5,903,461	05-1999	Rostoker et al.	700/121
	E	US-6,014,506	01-2000	Hossain et al.	716/11
	F	US-6,370,673	04-2002	Hill, Dwight	716/2
	G	US-6,385,758	05-2002	Kikuchi et al.	716/2
	H	US-6,381,731	04-2002	Grodd, Laurence W.	716/7
	I	US-6,282,693	08-2001	Naylor et al.	716/8
	J	US-5,311,443	05-1994	Crain et al.	716/10
	K	US-5,798,936	08-1998	Cheng, Chih-liang ("Eric")	716/13
	L	US-5,963,455	10-1999	Scepanovic et al.	716/3
	M	US-6,026,223	02-2000	Scepanovic et al.	716/10

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Koide et al. ("A new performance driven placement method with the Elmore delay model for row based VLSIs", Proceedings of the 1995 ASP-DAC Design Automation Conference, 29 August 1995, pp. 405-412)			
	V	Kahng et al. ("Optimization of linear placements for wirelength minimization with free sites", Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference, 18 January 1999, Vol. 1, pp. 241-244)			
	W	Chin et al. ("Interior point methods for placement", 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94, Vol. 1, 30 May 1994, pp. 169-171)			
	X	Venkateswaran et al. ("Clock-skew constrained placement for row based designs", Proceedings of 1998 International Conference on Computer Design: VLSI in Computers and Processors, 5 October 1998, pp. 219-220)			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/437,996

Applicant(s)/Patent Under
Reexamination
MILLER ET AL.

Examiner

Phallaka Kik

Art Unit

2825

Page 2 of 5

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,080,201	06-2000	Hojat et al.	703/14
	B	US-6,209,123	03-2001	Maziasz et al.	716/14
	C	US-6,223,332	04-2001	Scepanovic et al.	716/10
	D	US-6,230,304	05-2001	Groeneveld et al.	716/7
	E	US-6,249,902	06-2001	Igusa et al.	716/10
	F	US-6,292,929	09-2001	Scepanovic et al.	716/14
	G	US-2001/0003843	06-2001	SCEPANOVIC et al.	716/7
	H	US-2001/0010090	07-2001	Boyle et al.	716/2
	I	US-2004/0107408	06-2004	Sano et al.	716/002
	J	US-6,321,366	11-2001	Tseng et al.	716/6
	K	US-6,553,338	04-2003	Buch et al.	703/14
	L	US-6,080,204	06-2000	Mendel, David Wolk	716/7
	M	US-6,449,761	09-2002	Greidinger et al.	716/11

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Chowdhury ("Analytical approaches to the combinatorial optimization in linear placement problems", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 8, No. 6, June 1989, pp. 630-639)
	V	Yang et al. ("HALO: an efficient global placement strategy for standard cells", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 11, No. 8, August 1992, pp. 1024-1031)
	W	Hamada et al. ("An efficient multilevel placement technique using hierarchical partitioning", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 39, No. 6, June 1992, pp. 432-439)
	X	Kim et al. ("Combined hierarchical placement algorithm for row-based layouts", Electronics Letters, Vol. 29, No. 17, 19 August 1993, pp. 1508-1510)

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/437,996

Applicant(s)/Patent Under
Reexamination
MILLER ET AL.

Examiner

Phallaka Kik

Art Unit

2825

Page 3 of 5

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,360,356	03-2002	Eng, Tommy K.	716/18
	B	US-6,286,128	09-2001	Pileggi et al.	716/18
	C	US-6,155,725	12-2000	Scepanovic et al.	716/9
	D	US-6,091,892	07-2000	Xue et al.	716/12
	E	US-4,742,471	05-1988	Yoffa et al.	716/12
	F	US-5,619,419	04-1997	D'Haeseleer et al.	716/8
	G	US-6,282,694	08-2001	Cheng et al.	716/10
	H	US-6,378,114	04-2002	Shenoy et al.	716/7
	I	US-6,671,859	12-2003	Naylor et al.	716/2
	J	US-6,701,289	03-2004	Garnett et al.	703/14
	K	US-2002/0138816	09-2002	Sarrafzadeh et al.	716/11
	L	US-6,442,743	08-2002	Sarrafzadeh et al.	716/10
	M	US-6,360,356	03-2002	Eng, Tommy K.	716/18

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Doll et al. ("Iterative placement improvement by network flow methods", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 10, October 1994, pp. 1189-1200)
	V	Tsay et al. ("A row-based cell placement method that utilizes circuit structural properties", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 3, March 1995, pp. 393-397)
	W	Hossain et al. ("A new faster algorithm for iterative placement improvement", Proceedings of Sixth Great Lakes Symposium on VLSI, 22 March 1996, pp. 44-49)
	X	Tianming et al. ("VEAP: Global optimization based efficient algorithm for VLSI placement", Proceedings of the 1997 ASP-DAC Asia and South Pacific Design Automation Conference, 28 January 1997, pp. 277-280)

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/437,996

Applicant(s)/Patent Under
Reexamination
MILLER ET AL.

Examiner

Phallaka Kik

Art Unit

2825

Page 4 of 5

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,825,661	10-1998	Drumm, Anthony DeGross	716/10
	B	US-5,726,903	03-1998	Kerzman et al.	716/2
	C	US-6,099,583	08-2000	Nag, Sudip K.	716/16
	D	US-6,086,631	07-2000	Chaudhary et al.	716/16
	E	US-6,446,239	09-2002	Markosian et al.	716/2
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Koide et al. ("Par-POPINS: a timing-driven parallel placement method with the Elmore delay model for row based VLSIs", Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, 28 January 1997, pp. 133-140)
	V	Kleinhans et al. ("GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization", IEEE Transactions on Computer-Aided Design, Vol. 10, No. 3, March 1991, pp. 356-365)
	W	Lee et al. ("A flexible clustering and floor planning approach to standard cell placement using hierarchical simulated annealing" Proceedings of the 1991 International Conference on Circuits and Systems, Vol. 2, 16 June 1991, pp. 882-885)
	X	NN86044981, "Timing-Influenced Layout Design", IBM Technical Disclosure Bulletin, April 1986, Vol. 28, No. 11, pp. 4981-498 (11 pages).

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited	Application/Control No. 09/976,960	Applicant(s)/Patent Under Reexamination MILLER ET AL.	
	Examiner Phallaka Kik	Art Unit 2825	Page 5 of 5

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	NN881174, "Placement-Preserving Timing Adjustment for Very Large-Scale Integrated Circuits", IBM Technical Disclosure Bulletin, Novver 1988, Vol. 31, No. 6, pp. 74-77 (5 pages).
	V	NA9003341, "CPLACE: A Standard Cell Placement Program", IBM Technical Disclosure Bulletin, Vol. 32, No. 10A, March 199 pp. 341-342 (5 pages).
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.